5. Board Update Portal
This chapter describes the Board Update Portal which allows you to upload new
designs and provides access to useful and relevant information about the kit.
Board Update Portal
This development kit is shipped with an example design stored in the factory portion
of the flash memory on the board. Whenever jumper J62 is set to LOAD FACTORY,
the Stratix IV GT FPGA is automatically configured with the Board Update Portal
example design. The example design is an embedded web server, which serves the
Board Update Portal web page. The web page allows you to upload new FPGA
designs to the designated flash memory on your board, and also provides links to
useful information, on the Altera website at www.altera.com , including links to
kit-specific and design resources.
After the Board Update Portal is used to successfully update a design, jumper J62 can
be set to LOAD USER and the design configures upon reset or power up. To do so, set
the configuration program select jumper, PGMSEL, (J62) to the position (jump pins 1-
2) and power cycle the board. This cycle can be repeated for different designs as long
as the factory Board Update Portal is preserved. If the Board Update Portal is
corrupted or deleted from the flash memory, refer to “Restoring the Factory Design to
the Flash Device” on page A–4 to restore the board to factory condition.
The source for the Board Update Portal design resides in the < install
dir \kits\stratixIVGT_4sGT_4s100g2_si\examples . It consists of a Nios II embedded
processor, an Ethernet MAC, and an HTML web server. When the board is connected
to the network, the Nios II processor obtains an IP address and allows the browser
access to its HTML web page.
This section provides instructions on how to connect to the Board Update Portal web
page.
1
Before you proceed, ensure that you have the following:
A PC with a connection to a working Ethernet port on a DHCP enabled network.
A separate working Ethernet port connected to the same network for the board.
The Ethernet and power cables that are included in the kit.
Connecting to the Board Update Portal Web Page
1. With the board powered down, make sure jumper J62 is in the LOAD FACTORY
position (pins 2-3).
2. Attach the Ethernet cable from the board to the LAN.
3. Power up the board. The board connects to the LAN’s gateway router, and obtains
an IP address. The LCD on the board displays the IP address.
January 2012
Altera Corporation
Transceiver Signal Integrity Development Kit,
Stratix IV GT Edition User Guide
相关PDF资料
DLP-2232H MODULE USB ADAPTER FOR FT2232H
DLP-2232ML-G MODULE USB ADAPTR FOR FT2232D LP
DLP-2232MSPF MODULE USB ADAPTER WITH MCU
DLP-CB-DLPC200-10R BOARD CONTROLLER FOR DLP
DLP-D-G MODULE USB SECURITY DONGLE
DLP-HS-FPGA2 MODULE USB ADAPTER FOR FT2232H
DLP-IOR4 MODULE LATCHING-RELAY 4-CH
DLP-TEMP-G MODULE DATA-ACQUISITION 3-CH
相关代理商/技术参数
DK-SI-4SGX230N 功能描述:可编程逻辑 IC 开发工具 FPGA Development Kit For EP4SGX230 RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
DK-SI-5SGTMC7/ES 功能描述:可编程逻辑 IC 开发工具 FPGA Starter Kit For Stratix V 5SGTMC7 ES RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
DK-SI-5SGTMC7N 功能描述:可编程逻辑 IC 开发工具 FPGA Starter Kit For Stratix V 5SGTMC7 RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
DK-SI-5SGXEA7/ES 功能描述:可编程逻辑 IC 开发工具 FPGA Starter Kit For Stratix V 5SGXEA7 ES RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
DK-SI-5SGXEA7N 功能描述:可编程逻辑 IC 开发工具 FPGA Starter Kit For Stratix V 5SGXEA7 RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
DK-SL900A 制造商:ams 功能描述:Development kit for SL900A EPC Gen2 Sensory Tag IC
DK-SOC-10AS066S-A 功能描述:Arria 10 GX FPGA Evaluation Board 制造商:altera 系列:Arria 10 GX 零件状态:有效 类型:FPGA 配套使用产品/相关产品:Arria? 10 GX 内容:板 标准包装:1
DKSPS-001 制造商:Cooper Bussmann 功能描述:SMALL PARTITION PLATE DP25, DP35, DP45 A - Bulk 制造商:COOPER BUSSMANN 功能描述:SMALL PARTITION PLATE DP25, DP35, DP45 A